Firefox 3 in the SPB17.4 installation directory?
Anyone have ideas why there is such an old copy of firefox getting installed?
View Articlepassing a variable to axlDBGetDesign function?
Hi,How to pass a variable to this function,where a can be netclass or nets and so ona = netclassaxlDBGetDesign->aThanks
View ArticleClik here to view.
Missing "align components" command from RMB in placement edit application mode
In my current board design there is no "align components" command in the right mouse click menu. Placement edit application mode was active at the time. First I've selected the components I wanted to...
View ArticleClik here to view.
Generating pin pairs for Match Group members
I've been reading this tutorial on matched groups, but I can't get the Constraint Manager to create pin pairs. I thought they would just appear when setting the tolerance just like in this video at...
View ArticleClik here to view.
Embedded Components for Compact Designs
While designing the physical layout, layout designers can place components on the internal PCB layers. Components that are placed on the internal PCB layers are called embedded components. Allegro PCB...
View ArticleCannot load symbol 'CEC002C
I can't add component manually on pcb editor. It gives the following error:Cannot load symbol 'CEC002C'why is this happening? How can I solve it?
View ArticleForcing a net on a via when routing
If I have a via with no net attached, is it possible to automatically attach a net to it when routing a trace to it? That is, I want the via to become part of the net that I'm currently routing without...
View ArticleHow to remove FPC connector symbol from BOTTOM-Layer?
Hi!I use Orcad PCB Designer 17.4.I have to change the layout of a flex PCB design, I didn't start working with. The flex PCB design contains a 40-pin SMT connector on one front side. It is determined...
View ArticleClik here to view.
Full contact via holes not shown in 3D
Hello, all!I have a GND shape with four vias. The two vias on the left are on the GND net, hence, are connected. The two rightmost ones are on different net.Global dynamic shape setting for via is Full...
View ArticleWhich takes priority?
If you specify a constraint region that has a zero line width and spacing on an inner layer. But the default line width and spacing is 0.3mm for all layers. Why does the constraint region reduce the...
View ArticleZ-Axis delay feedback and Package Pin Delay supported in OrCAD PCB Designer...
I've been playing with the Z-Axis delay feedback and Package Pin Delay features in OrCAD PCB Designer Professional 17.4-2019 S024 [12/6/2021] and they seem to be supported. Is that correct? I just want...
View ArticleClik here to view.
Matched group - Analyze choses wrong pin pair target
I have a matched group that seems to chose the wrong target pin pair when running the Analyze command. Is there a reason for not choosing the longest trace (DQ21)? See below screen capture.By the way,...
View ArticleClik here to view.
How can I assign ground shape 20 mil away from the outline using PCB editor...
My Dynamic shape is pouring over the route keepin?? The Blue is the route keepin. Dk Green is the design outline. And yet the dynamic copper (green) has poured over both the routein AND the design...
View ArticleClik here to view.
Allegro - Tip of the Week: Want to delete a via that is part of a via stack?
Want to delete a via that is part of a via stack instead of deleting the entire via stack?Use Edit → Delete. Make sure that vias are selected in your Find panel. Left-click on the stacked via to select...
View ArticleNetGroup without CMGR representation
Hello,In a new board schematic I create a NetGroup and add signals to it, then I transfer the netlist to a PCB and open the constraint manager. The filter is set to show all objects.1) With a...
View ArticleCollege service
Hi. When I was assigned to write an academic paper, I was totally frustrated and didn't know what to do. But then I got to a point of contact with the real world of excellence and realized that you...
View ArticleClik here to view.
What does this fill pattern indicate, am I importing shapes properly?
I am trying to import an RF design that is a .dxf file. The bottom plane is copper and the top is hatched conductors. On the import screen I select "Fill shapes". All conductors import with this dotted...
View ArticleUsing keypad for keybinds
Hi all,I'm quite new to this and I have been trying to find an answer but with no success.How can I use the keypad keys as keybinds? (separate from normal numerical keys).Using Cadence Allegro PCB...
View ArticleClik here to view.
Insufficient Inner Spacing Error
I am working on a board and used freedfm to do a check. I keep getting insufficienc inner spacing error but I have made all of the min trace widths 0.005". Has anybody come across this issue and...
View ArticleHow to modify all the packages in my library easily ?
Hi all ,I need to change some information from one layer to a new one in all the package , some thousands of parts .Is there a way to do that with a magic wand ? Thank you for you help ?
View Article