Symbol Update Report
Hi Guys.Sorry, I haven't found any related topic to my problem, so I'll ask here: I work on multiple projects in parallel. Let's assume I changed some packyge symbols in the library while working on...
View ArticleClik here to view.
Modify design Padstack with Flash Symbol doesn't work
I have following Problem:I want to edit my local Pastemask of an IC, so the solderpaste has a cross in it.Therefore I changed, in the Pad Editor, the Pastemask_Top to a self drawn Flash Symbol,When i...
View ArticleClik here to view.
How to fill the shape between the SMD pins of the FPGA footprint
I have a PCB board containing an FPGA footprint, i have added the fan out for the FPGA, and when i place the ground plane, i can see that there are spaces between the SMD pins (image for reference),...
View ArticleClik here to view.
Product option not showing properly in Allegro X version?
Hi Team,Following Product shown in another person PC. but same product not able view in PC. if open Allegro PCB editor it is open automatically when license is free. it is chosen PCB designer only. if...
View ArticleNon-plated mechanical hole not following the spacing rule in Constraint manager.
I'm using Allegro V17.4 for my layout. I assigned 10 mil rules for Hole and Thru pin away from Shape in the Constraint manager. But the backoff only came out to be 8 mil from GND shape. The shape and...
View ArticleClik here to view.
PCB Designer Professional 17.4 - Menu font too large when using monitors
I am having an issue with OrCAD PCB Designer Professional 17.4 - 2019.Whenever I plug my laptop into my dual monitor display, the menu text in OrCAD PCB Designer Professional becomes very large as...
View ArticleGeneral Considerations when routing DDR nets in high-speed design!
At times PCB designers get confused looking at the serpentine traces on PCB boards and why they’re routed the way they are, especially in boards involving DDR memory interfaces. They wonder at what...
View ArticleDesign SYNC net import
I am using Allegro v22.1-2022, IN Allegro PCB editor , If R1.pin1 has net name "D0" and U1.pin1 has net name "S1" BY using NET LOGIC command we can assign "D0" of R1pin1 to U1.pin1.now the question is...
View ArticleClik here to view.
Delete DRC mark
Hi Sir,The skill code show the error as below:But I only need 1 refdes & 1 error that the error is the minimal airgap.axlSetFindFilter( ?enabled '(noall drcs) ?onButtons '(drcs)) Markers =...
View Articledifference between IPC2581A , B , C and 1
Can anyone explain the difference between IPC2581A, B, C, and 1?
View Articlenetclass members deleted when netlist loaded
Hi,I am having trouble with a specific schematic from a new customer. Whenever I regenerate the net list and load it into Allegro, it deletes all of my single-ended net members in my net classes in...
View ArticleImport Logo
Hi team, We need to import our company logo to our board's skill screen. Where to get this option? Version : 17.4-2019-S039Please support. Thanks
View ArticleHow to enable the particular class DRC.
Hi Team, Good day!,I was look for a option that " How to enable the particular class DRC in layout.".so please help me to find the option to enable the particular DRC error class.Example: Enabling the...
View ArticleNet Group to Net Group spacing constraint.
Hi Team,Good day!,How to create the Net Group to Net Group spacing constraint.Thanks,Ram.
View ArticleClik here to view.
How to create and edit nested zones for Rigid-Flex PCB
A zone is a specific area of a PCB where specific electrical or mechanical rules and properties are required. Zones can be created for special technology regions or localized PCB materials and...
View ArticleClik here to view.
.drl file not opening
I am able to generate Ncdrill file, but when i am trying to import the file through (file> open> myfile.drl) it is throwing me error as shown above.For this reason my manufacturer is not able to...
View Articledrc check on specific layers only
hello is there a way to run the drc check only on a particular layer? most often, it takes a long time to run the drc check for the whole desgin so i would like to run the drc check only on one...
View ArticleClik here to view.
Cadence Allegro 17.4-2019 not responding when launching on Windows 11 22H2
After upgrading my Windows from Windows 11 21H2 to Windows 11 22H2,I met a very strange error.Allegro X 17.4-2019 PCB Editor doesn't respond when launching.However,Capture CIS is normal.I tried...
View ArticleAltium to Allegro Schematic and PCB layout Transfer.
I recently transferred my files from Altium to OrCad/Allegro as ASCII files. Also, currently I am using the cloud version free trail for university students while my department is getting access for a...
View ArticleClik here to view.
Delete DRC mark
Hi Sir,The skill code show the error as below:But I only need 1 refdes & 1 error that the error is the minimal airgap.axlSetFindFilter( ?enabled '(noall drcs) ?onButtons '(drcs)) Markers =...
View Article